

May 9, 97

MCRO:106  
95-0412

CLAIMS

What is claimed is:

5 1. A memory cell comprising:

an access device formed on a semiconductor substrate;

10 a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being smaller than a photolithographic limit;

15 a first layer of conductive material disposed within said pore to form a first electrode;

a layer of structure changing material disposed on said first electrode; and

20 a second layer of conductive material disposed on said layer of structure changing material to form a second electrode.

2. The memory cell, as set forth in claim 1, wherein said access device comprises a diode.

3. The memory cell, as set forth in claim 2, wherein said diode comprises:

a layer of N doped polysilicon disposed on said substrate; and

5 a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.

10 4. The memory cell, as set forth in claim 1, wherein said structure changing material  
comprises a chalcogenide material.

15 5. The memory cell, as set forth in claim 1, further comprising a layer of insulative  
material substantially surrounding said access device, said layer of dielectric material, said layer  
of structure changing material, and said upper electrode.

20 6. The memory cell, as set forth in claim 1, wherein said layer of structure changing  
material is disposed in said pore.

7. A memory array comprising:

a plurality of memory cells, each memory cell comprising:

5 an access device formed on a semiconductor substrate;

10 a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being smaller than a photolithographic limit;

15 a first layer of conductive material disposed within said pore to form a first electrode;

a layer of structure changing material disposed on said first electrode; and

15 a second layer of conductive material disposed on said layer of structure changing material to form a second electrode; and

20 a grid coupled to said plurality of memory cells, said grid formed by a first plurality of conductive lines generally extending in a first direction and a second plurality of conductive lines generally extending in a second direction.

8. The memory array, as set forth in claim 7, wherein said access device comprises a diode.

5 9. The memory array, as set forth in claim 8, wherein said diode comprises:

a layer of N doped polysilicon disposed on said substrate; and

10 a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.

15 10. The memory array, as set forth in claim 7, wherein said structure changing material comprises a chalcogenide material.

20 11. The memory array, as set forth in claim 7, wherein each of said plurality of memory cells further comprises a layer of insulative material substantially surrounding said access device, said layer of dielectric material, said layer of structure changing material, and said second electrode.

12. The memory array, as set forth in claim 7, wherein said layer of structure changing material is disposed in said pore.

13. The memory array, as set forth in claim 7, wherein said plurality of memory cells are arranged in a plurality of generally perpendicular rows and columns.

5 14. The memory array, as set forth in claim 13, wherein each of said first plurality of conductive lines are coupled to memory cells in a respective row, and wherein each of said second plurality of conductive lines are coupled to memory cells in a respective column.

10 15. A method of fabricating a memory cell, said method comprising the steps of:

15 (a) forming an access device on a semiconductor substrate;

(b) depositing a layer of dielectric material on said access device;

(c) forming a pore in said layer of dielectric material, said pore being smaller than a photolithographic limit;

20 (d) depositing a first layer of conductive material within said pore to form a first electrode;

(e) depositing a layer of structure changing material on said first electrode, and

5 (f) depositing a second layer of conductive material on said layer of structure  
changing material to form a second electrode.

10 16. The method, as set forth in claim 15, wherein step (a) comprises the step of  
forming a diode.

15 17. The method, as set forth in claim 16, wherein the step of forming a diode  
comprises the steps of:

20 forming a layer of N doped polysilicon disposed on said substrate; and

25 forming a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.

18. The method, as set forth in claim 15, wherein step (c) comprises the steps of:

20 forming a mask over said layer of dielectric material, said mask having a window therein  
exposing a portion of said layer of dielectric material, said window being sized at  
said photolithographic limit;

5 forming a spacer within said window, said spacer covering a peripheral portion of said exposed portion of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and

10 removing said exposed portion of said layer of dielectric material created by said second window to create said pore.

15 19. The method, as set forth in claim 15, wherein step (d) comprises the steps of:

20 depositing said first layer of conductive material onto said layer of dielectric material and into said pore using collimated physical vapor deposition; and

25 removing portions of said first layer of conductive material deposited onto said layer of dielectric material.

20 20. The method, as set forth in claim 15, wherein step (e) comprises the step of:

25 depositing a layer of chalcogenide material on said first electrode.

21. The method, as set forth in claim 15, wherein step (e) comprises the step of:

depositing said layer of structure changing material in said pore.

5

22. The method, as set forth in claim 15, further comprising the step of:

forming a layer of insulative material substantially surrounding said access device, said

layer of dielectric material, said layer of structure changing material, and said  
second electrode.

10 23. A method of fabricating a memory array, said method comprising the steps of:

15 (a) forming a plurality of access devices on a semiconductor substrate;

(b) forming a first plurality of conductive lines, each of said first plurality of  
conducting lines being coupled to respective access devices;

20 (c) depositing a layer of dielectric material on said access devices;

(d) forming a plurality of pores in said layer of dielectric material, each of said pores  
being smaller than a photolithographic limit;

5

- (e) depositing a first layer of conductive material within each of said pores to form a plurality of first electrodes;
- (f) depositing a layer of structure changing material on each of said first electrodes;
- (g) depositing a second layer of conductive material on said layer of structure changing material to form a plurality of second electrodes; and
- 10 (h) forming a second plurality of conductive lines, each of said second plurality of conductive lines being coupled to respective second electrodes.

15

24. The method, as set forth in claim 23, wherein step (a) comprises the step of forming a plurality of diodes.

20

25. The method, as set forth in claim 24, wherein the step of forming said plurality of diodes comprises the steps of:

forming a layer of N doped polysilicon disposed on said substrate; and

20 forming a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.

26. The method, as set forth in claim 23, wherein step (d) comprises the steps of:

5 forming a mask over said layer of dielectric material, said mask having a plurality of windows therein exposing portions of said layer of dielectric material, said windows being sized at said photolithographic limit;

10 forming a spacer within each of said windows, each spacer covering a peripheral portion of said respective exposed portions of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and

15 removing said exposed portions of said layer of dielectric material created by said second windows to create said pores.

20 27. The method, as set forth in claim 23, wherein step (e) comprises the steps of:

depositing said first layer of conductive material onto said layer of dielectric material and into said pores using collimated physical vapor deposition; and

20 removing portions of said first layer of conductive material deposited onto said layer of dielectric material.

28. The method, as set forth in claim 23, wherein step (f) comprises the step of:

depositing a layer of chalcogenide material on said first electrodes.

5

29. The method, as set forth in claim 23, wherein step (f) comprises the step of:

depositing said layer of structure changing material in said pores.

10

30. A method of fabricating an array of pores, said method comprising the steps of:

15 forming a mask over a layer of dielectric material, said mask having a plurality of windows therein exposing portions of said layer of dielectric material, said windows being sized at said photolithographic limit;

20 forming a spacer within each of said windows, each spacer covering a peripheral portion of said respective exposed portions of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and

removing said exposed portions of said layer of dielectric material created by said second windows to create said pores.

31. A memory cell comprising:

an access device formed on a semiconductor substrate;

5 a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being formed by forming a mask over said layer of dielectric material, said mask having a window therein exposing a portion of said layer of dielectric material, said window being sized at said photolithographic limit, forming a spacer within said window, said spacer covering a peripheral portion of said exposed portion of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit, and removing said exposed portion of said layer of dielectric material created by said second window to create said pore;

10 a first layer of conductive material disposed within said pore to form a first electrode;

15 a layer of structure changing material disposed on said first electrode; and

20 a second layer of conductive material disposed on said layer of structure changing material to form a second electrode.

add  
an  
add C3 >